Uni.-Prof. Josef Börcsök - Research Information System | University of Kassel - CONVERIS Research Information System

Go to Header Go to Navigation Go to Content Go to Footer

Prof. Dr.-Ing. Josef Börcsök

Projects as Principal Investigator

Go to first page

Go to previous page

1 of 2

Go to next page

Go to last page

11/2023 - 06/2025	D2R2
07/2023 - 07/2025	MEPHysto Förderphase II - Methoden der kontinuierlichen PFH- Bestimmung zur dynamischen Anpassung von Sicherheitsparametern bei Kommunikationssystemen zur Erhöhung der Zuverlässigkeit und Wartbarkeit
03/2023 - 09/2024	UBERITAS
07/2021 - 12/2023	Scientia
05/2021 - 07/2023	Entwicklung eines Heizwertregler für die automatisierte Integration in und Verbrauchsoptimierung von bestehenden Heizungsanlagen
03/2021 - 03/2023	Entwicklung einer sicherheitsgerichteten Schalt- und Überwachungseinrichtung mit hoher inhärenter Echtzeit-Diagnose
07/2020 - 07/2021	MEPHysto - Machbarkeitsstudie zum Entwurf von PFH-abhängigen dynamisch erzeugten CRC-Checksummen für sicherheitskritische kabellose Kommunikation
09/2018 - 08/2020	Sicheres Ladeinfrastruktursystem für Elektrofahrzeuge
07/2017 - 06/2020	RoKoRa
12/2012 - 06/2014	Not-Schalter im Photovoltaikbereich

Projects as Co-Investigator

10/1992 - 10/2002	Stereoskope Echtzeit-Bildverarbeitung
03/1992	Parallelrechner-Konzept zum Einsatz in Echtzeit-Simulatoren

Publications

Go to first page

Go to previous page

7 of 13

Go to next page

Go to last page

2018	Zeidan, H., Karam, K., Daou, R.A.Z., Hayek, A., Börcsök, J., 2018. Smart Medicine Box System, in: Institute of Electrical and Electronics Engineers (Hrsg.), 2018 IEEE International Multidisciplinary Conference on Engineering Technology (IMCET) : 14-16 Nov. 2018. IEEE, Piscataway, NJ, S. TBD. https://doi.org/10.1109/IMCET.2018.8603031
2018	Hayek, A., Telawi, S., Klos, J., Börcsök, J., Abi Zeid Daou, R., 2018. Smart Wearable System for Safety-Related Industrial IoT Applications, in: Fortino, G., Palau, C.E., Guerrieri, A., Cuppens, N., Cuppens, F., Chaouchi, H., Gabillon, A. (Hrsg.), Interoperability, Safety and Security in IoT. Springer International Publishing, Cham, S. 154–164. https://doi.org/10.1007/978-3-319-93797-717
2018	Khatri, A.R., Hayek, A., Börcsök, J., 2018. Validation of the Proposed Fault Injection, Test and Hardness Analysis for Combinational Data-Flow Verilog HDL Designs Under the RASP-FIT Tool, in: IEEE (Hrsg.), 2018 IEEE 16th Intl Conf on Dependable, Autonomic and Secure Computing, 16th Intl Conf on Pervasive Intelligence and Computing, 4th Intl Conf on Big Data Intelligence and Computing and Cyber Science and Technology Congress (DASC/PiCom/DataCom/CyberSciTech). S. 544–551. https://doi.org/10.1109/DASC/PiCom/DataCom/CyberSciTec.2018.00103
2018	Khatri, A.R., Hayek, A., Börcsök, J., 2018. Validation of the Proposed Hardness Analysis Technique for FPGA Designs to Improve Reliability and Fault-Tolerance. International Journal of Advanced Computer Science and Applications 9, TBD. https://doi.org/10.14569/IJACSA.2018.091201
2017	Börcsök, J., 2017. 1oo4 Safety System-on-Chip Design, Implementation and Verification Using LEON3 Processor.
2017	Börcsök, J., 2017. Advances in On-Chip Safety Systems According to Safety Standards.
2017	Börcsök, J., 2017. Control of a Powerpoint Presentation using Eye Movements, Fourth International Conference on Computer Science, Computer Engineering, and Education Technologies.
2017	Daou, R.A.Z., Maalouf, F., Geagea, C., Hayek, A., Börcsök, J., 2017. Design of a low cost equipment that may limit Sudden Infant Death Syndrome, in: IEEE (Hrsg.), 2017 Fourth International Conference on Advances in Biomedical Engineering (ICABME). S. 1–4. https://doi.org/10.1109/ICABME.2017.8167562
2017	Gracie, E., Hayek, A., Börcsök, J., 2017. Evaluation of FPGA design tools for safety systems with on-chip redundancy referring to the standard IEC 61508, in: IEEE (Hrsg.), 2017 2nd International Conference on System Reliability and Safety (ICSRS). S. 386–390. https://doi.org/10.1109/ICSRS.2017.8272853
2017	Khatri, A.R., Hayek, A., Börcsök, J., 2017. Hardness Analysis and Instrumentation of Verilog Gate Level Code for FPGA-based Designs, in: Wong, S., Beck, A.C., Bertels, K., Carro, L. (Hrsg.), Applied Reconfigurable Computing. Springer International Publishing, Cham, S. 118–128. https://doi.org/10.1007/978-3-319-56258-211